

J1011 U.S. PTO  
10/055722  
01/23/02

3c/1120

PATENT NUMBER and  
ISSUE DATE

U.S. UTILITY Patent Application

APPL NUM 10055722	FILING DATE 01/23/2002	CLASS 257	SUBCLASS G	GAU 2811	EXAMINER <i>W. Lee</i>
**APPLICANTS: Kitamura Akio; <i>Kit</i>					
***CONTINUING DATA VERIFIED:					
** FOREIGN APPLICATIONS VERIFIED: JAPAN JP 2001-015042 01/23/2001					
PG-PUB DO NOT PUBLISH <input type="checkbox"/>		RESCIND <input type="checkbox"/>			
Foreign priority claimed <input type="checkbox"/> yes <input type="checkbox"/> no		ATTORNEY DOCKET NO			
35 USC 119 conditions met <input type="checkbox"/> yes <input type="checkbox"/> no		FUJI:203			
Verified and Acknowledged Examiners's initials					
TITLE : Semiconductor integrated circuit device and manufacture method therefore					
U.S. DEPT. OF COMM./PAT. & TM.-PTO-436L (Rev. 12-91)					

NOTICE OF ALLOWANCE MAILED		Assistant Examiner	CLAIMS ALLOWED	
			Total Claims	Print Claim for 0.6
ISSUE FEE		Primary Examiner	DRAWING	
Amount Due	Date Paid		Sheets Drawg.	Figs. Drawg.
<input type="checkbox"/> TERMINAL DISCLAIMER		PREPARED FOR ISSUE	Application Examiner	
WARNING: The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368, Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.				

FILED WITH:

☐ DISK (CRF)

☐ CD-ROM

(Attached in pocket on right inside flap)